Fast Lossless Neural Compression with Integer-Only Discrete Flows

Siyu Wang 1  Jianfei Chen 1  Chongxuan Li 2  Jun Zhu 1  Bo Zhang 1

Abstract
By applying entropy codecs with learned data distributions, neural compressors have significantly outperformed traditional codecs in terms of compression ratio. However, the high inference latency of neural networks hinders the deployment of neural compressors in practical applications. In this work, we propose Integer-only Discrete Flows (IODF), an efficient neural compressor with integer-only arithmetic. Our work is built upon integer discrete flows, which consists of invertible transformations between discrete random variables. We propose efficient invertible transformations with integer-only arithmetic based on 8-bit quantization. Our invertible transformation is equipped with learnable binary gates to remove redundant filters during inference. We deploy IODF with TensorRT on GPUs, achieving 10× inference speedup compared to the fastest existing neural compressors, while retaining the high compression rates on ImageNet32 and ImageNet64.

1. Introduction
As a growing amount of data is produced every day, efficient lossless compression is of significance in storing and transmitting them. Shannon’s source coding theorem (Shannon, 1948) states that the average code length needed to encode data is lower bounded by entropy of its distribution:

$$E_{x \sim p_D}[|c(x)|] \geq E_{x \sim p_D}[-\log p_D(x)],$$  (1)

where $|c(x)|$ is the code length and $p_D$ is the data distribution. Based on the insight that the optimal code length for a single symbol $x$ is $-\log p_D(x)$, many efficient entropy codecs (Huffman, 1952; Duda, 2009; 2013) have been developed, and they have achieved nearly optimal code length given known data distribution. However, the data distribution is generally unknown in practice.

In the machine learning community, various likelihood-based generative models have been developed, including normalizing flows (Dinh et al. (2017); Ho et al. (2019a); Chen et al. (2020b); Lu et al. (2021), NFs), variational auto-encoders (Kingma & Welling (2013); Rezende et al. (2014), VAEs), auto-regressive models (Domke et al. (2008); Larochelle & Murray (2011); Salimans et al. (2017), ARMs), and diffusion models (Sohl-Dickstein et al. (2015); Ho et al. (2020); Song et al. (2021), DPMs). These deep generative models (DGMs) are powerful density estimators. With a model distribution close enough to the data distribution, many efficient lossless neural compressors have been explored (Hoogeboom et al., 2019; van den Berg et al., 2020; Ho et al., 2019b; Townsend et al., 2019a; Kingma et al., 2021). Neural compressors have achieved superior compression ratios on standard datasets than traditional lossless compression methods, such as JPEG2000 (Group et al.,

Figure 1. Encoding latency of different neural compressors measured by milliseconds per sample. Statistics of LBB, iVPF, and iFlow are directly picked from (Zhang et al., 2021c;b). The inner figure shows inference and entropy coding latency of IDF and IODF separately. For IDF, inference is the time bottleneck in the encoding process. IODF significantly improves the inference speed, making it comparable to entropy coding.

In the machine learning community, various likelihood-based generative models have been developed, including normalizing flows (Dinh et al. (2017); Ho et al. (2019a); Chen et al. (2020b); Lu et al. (2021), NFs), variational auto-encoders (Kingma & Welling (2013); Rezende et al. (2014), VAEs), auto-regressive models (Domke et al. (2008); Larochelle & Murray (2011); Salimans et al. (2017), ARMs), and diffusion models (Sohl-Dickstein et al. (2015); Ho et al. (2020); Song et al. (2021), DPMs). These deep generative models (DGMs) are powerful density estimators. With a model distribution close enough to the data distribution, many efficient lossless neural compressors have been explored (Hoogeboom et al., 2019; van den Berg et al., 2020; Ho et al., 2019b; Townsend et al., 2019a; Kingma et al., 2021). Neural compressors have achieved superior compression ratios on standard datasets than traditional lossless compression methods, such as JPEG2000 (Group et al.,
Despite the high compression rates, existing neural compressors still suffer from a low coding bandwidth, which has hindered practical applications. Figure 1 shows the encoding latency of several NFs-based neural compressors on the ImageNet32 dataset, of which Integer Discrete Flows (IDF) (Hoogeboom et al., 2019) is the fastest. However, the coding bandwidth of IDF is still more than an order of magnitude slower than traditional image codecs such as JPEG2000.

Technically, by viewing both image data and latent variables in a discrete integer space, IDF designs a bijective mapping between them for exact likelihood inference. Then it utilizes the rANS (Duda, 2009; 2013) coding algorithm to encode images into bits stream. Inference and entropy encoding are two separate steps of compression with IDF. Figure 1 illustrates that inference is over ten times slower than entropy coding for IDF. Thus, we seek to improve the coding bandwidth by accelerating the inference of flow-based models.

In this work, we present integer-only discrete flow (IODF), an efficient discrete flow for neural compression. We leverage quantization methods (Jacob et al., 2018; Esser et al., 2020) to accelerate the inference. Unlike IDF, which defines discrete bijections with expensive continuous neural networks, IODF performs its basic operations with the efficient integer arithmetic. Furthermore, IODF is equipped with learnable binary gates to identify and prune out redundant computations during inference. Our experiments demonstrate that IODF achieves up to 10× inference speedup compared to IDF. In summary, our contributions include:

- We propose an efficient integer-only neural architecture for discrete flows. The architecture is carefully designed to be hardware-friendly to allow fast inference. We propose an algorithm to train such integer-only architectures, where IODF achieves comparable density estimation performance with the full precision IDF.
- We propose to prune IDF with learnable integer (more specifically, binary) gates. By removing redundant filters, we reduce FLOPs of IDF from 7.2G to 3.2G with only a tiny increase in bits per dimension (bpd).
- We deploy IODF with integer-only computational kernels on a Tesla T4 GPU using the TensorRT library (NVIDIA, 2018). We show that with integer arithmetic and pruning, IODF can achieve up to 10× speedup compared to IDF during inference. IODF makes a step forward towards practical application of deep generative models in data compression.

2. Related Work

Coding with DGMs Based on the change-of-variable formula, NFs perform exact data distribution inference by designing bijective maps between data $x$ and latent representation $z$. Combining with entropy coding algorithms, NFs are applied to data lossless compression. Different from IDF (Hoogeboom et al., 2019; van den Berg et al., 2020) which model $x$, $z$ both with discrete integers, Ho et al. (2019b) dicretize continuous variables and propose a local bits back (LBB) scheme for compression with a general class of NFs which model $x$, $z$ as continuous. Zhang et al. (2021c;b) aim to handle the problem that continuous NFs are numerically non-invertible in data compression, and they propose novel NFs with numerically invertible transformations. Although these continuous flow-based models have achieved higher compression rates than IDF, their inference and coding procedures are generally more complex and slower. Currently, hierarchical VAEs attain theoretical code lengths comparable to NFs (Maaløe et al., 2019; Ho et al., 2019a) and DPMs achieve the best code lengths (Kingma et al., 2021) (2.49 bits/dim on CIFAR10, 3.72 bits/dim on ImageNet32 and 3.40 bits/dim on ImageNet64). However, the bandwidth of the corresponding compressors is much lower than IDF (~1MB/s) and far from practical demand, e.g., Townsend et al. (2019b) compresses at ~0.02MB/s and Kingma et al. (2021) requires expensive computation due to a large number of timesteps with a network forward in each timestep. Moreover, continuous NFs, VAEs and DPMs based compression algorithms rely on the bits back coding scheme and thus suffer from non-negligible auxiliary bits when there are only a small amount of data to compress. Meanwhile, ARM-attain theoretical code lengths similar to DPMs, but decoding is extremely slow due to their serial sampling procedure. Overall, IDF is the most efficient neural compressor at the cost of a weak compression rate loss.

Pruning and Quantization Pruning and quantization are popular methods for reducing the memory and latency of deep neural networks (DNNs). Pruning strategies generally follow a procedure that first trains a network to convergence, scores the weight parameters (usually based on $l_1$/$l_2$-norms), prunes out low-scored parameters, and fine-tunes the pruned networks (LeCun et al., 1990; Han et al., 2015; Li et al., 2017; Lebedev & Lempitsky, 2016; Wen et al., 2016; He et al., 2017; Frankle & Carbin, 2019). Although various pruning methods have been developed for classification models, there is little attention on pruning NFs. Quantization represents parameters and activations in low precision format instead of 32-bit floating-point numbers (Courbariaux et al., 2015; Hubara et al., 2016; Rastegari et al., 2016; Zhou et al., 2016; Jacob et al., 2018; Choi et al., 2018; Dong et al., 2019; Esser et al., 2020; Chen et al., 2020a; Van Baalen et al., 2020). While researches in low-bit neural networks mainly focus on the quantization of discriminative models, there have been recent attempts to introduce quantization techniques into generative models.
Bird et al. (2021) binarize the majority of weights and activations in deep hierarchical VAE and NFs while retaining a valid probabilistic model. However, binarizing weights and activations leads to significant performance degradation. Moreover, they use simulated quantization and all operations are still performed in floating points, which can not improve inference speed in reality. Ballé et al. (2018) explores integer networks and quantization in generative models for lossy compression, aiming to address the problem that floating-point arithmetic are not deterministic across different platforms.

Briefly, current DGMs based neural compressors still suffer from high inference latency, among which IDF is the most time efficient. On the other hand, pruning and quantization techniques for NFs need further exploration. Our work aims to speed up inference of IDF with integer computations and pruning out redundant computations.

3. Background: Integer Discrete Flows

Normalizing flows (NFs) provide a general framework for learning probability distributions over continuous and discrete random variables. In the discrete case, NFs consider \( x \) to be a discrete random variable with unknown distribution \( p_X(x) \). Then NFs construct an invertible transformation \( f : \mathcal{X} \rightarrow \mathcal{Z} \), mapping \( x \) to latent representation \( z = f(x) \) on which we impose a tractable density \( p_Z(z) \). Then the density of \( x \) can be obtained by the change-of-variables formula:

\[
p_X(x) = \sum_{z \in \{ f^{-1}(x) \}} p_Z(z).
\]

Consider that \( f : \mathcal{X} \rightarrow \mathcal{Z} \) is invertible, the summation set contains only \( z = f(x) \), so the probability mass of \( x \) is given by

\[
p_X(x) = p_Z(z).
\]

IDF (Hoogeboom et al., 2019) assumes that both \( x \) and \( z \) lie in the \( d \)-dimensional integer space so \( \mathcal{X} = \mathcal{Z} = \mathbb{Z}^d \), and the prior distribution \( p_Z(z) \) is chosen as factorized discrete logistic distribution in the form

\[
p_Z(z|\mu, s) = \prod_{i=1}^{d} \left( \sigma\left( \frac{z_i + \frac{1}{2} - \mu_i}{s_i} \right) - \sigma\left( \frac{z_i - \frac{1}{2} - \mu_i}{s_i} \right) \right),
\]

where \( \sigma(\cdot) \) denotes the sigmoid function. To obtain an invertible function, IDF designs its basic building block as an additive coupling layer (Dinh et al., 2017):

\[
\begin{bmatrix}
    z_a \\
    z_b 
\end{bmatrix} = 
\begin{bmatrix}
    x_a \\
    x_b + [t_{\theta}(x_a)] 
\end{bmatrix}.
\]

Here \( x \) is split into two parts \( x_a \in \mathbb{Z}^m, x_b \in \mathbb{Z}^n \) with \( m + n = d \); likewise for \( z_a, z_b \). \( t_{\theta}(\cdot) \) is a neural network parameterized by \( \theta \). The network \( t_{\theta}(\cdot) : \mathbb{R}^m \rightarrow \mathbb{R}^n \) defines a continuous mapping, which is projected to the discrete domain by the rounding operator \( \lfloor \cdot \rfloor \). We defer the optimization of neural networks with the rounding operator to Sec. 4.2.

IDF defines a discrete invertible mapping with a continuous function \( t_{\theta}(\cdot) \), but the network \( t_{\theta}(\cdot) \) still operates in the continuous domain internally. This makes IDF slow since expensive float-point operations are performed within the network.

4. Methodology

To make neural compression algorithms more efficient, we propose integer-only discrete flows (IODF). IODF consists of a novel network architecture for \( t_{\theta}(\cdot) \), where most of the computations are achieved by efficient integer operations. IODF also prunes redundant convolution filters with learnable binary gates, which are again implemented with integer operations. We discuss how to train such integer-only networks. Finally, we propose hardware-friendly optimizations to maximize the efficiency of the integer arithmetic in IODF, including a reconsideration of the backbone architecture and a carefully implemented shortcut path.

4.1. Integer-Only Residual Block

We first present the basic integer-only building block of IODF. The methodology is mostly based on existing works on neural network quantization (Jacob et al., 2018; Esser et al., 2020), but we present the details below in the normalizing flow context.

In IODF, each network \( t_{\theta}(\cdot) \) is made of a sequence of \( L \) integer-only residual blocks \( t_{\theta}(x) = t_{\theta}^{(1)} \circ \cdots \circ t_{\theta}^{(L)}(x) \), where each block is defined as

\[
t_{\theta}^{(i)}(x) = \text{ReLU}(Q(x)) + \text{Conv}(\text{ReLU}(\text{Conv}(Q(x))))).
\]

Note that this ResNet-like architecture (He et al., 2016) differs from the DenseNet architecture (Huang et al., 2017) used in IDF, which we will explain in Sec. 4.3.

In the integer-only residual block, all the tensors are represented with a hybrid numerical format, where a quantizer \( Q \) is used to convert floating-point tensors to the hybrid format. For a real-valued tensor \( r \), the quantizer outputs

\[
\tilde{r} := Q(r) = s_r \hat{r} \approx r,
\]

where \( s_r \) is a real-valued scale scalar and \( \hat{r} \) is an integer tensor. The scale captures the wide common range of the numerical values, and \( \hat{r} \) encodes the actual value. In IODF, \( \hat{r} \) consists of 8-bit signed integers in \( \{-128, \ldots, 127\} \) or \( \{0, \ldots, +255\} \), depending on whether the tensor is non-negative. The Conv, ReLU, and addition operations are de-
Integer-Only Convolution The integer-only convolution is defined as $y = \text{Conv}(x; W, b)$, where $W$ is a $C \times D \times k \times k$ convolution kernel tensor with $C, D$ denoting the number of output / input channels, $b$ is a $C$-dimensional bias vector, $x$ is a $D \times h \times w$ input tensor, and $y$ is a $C \times h' \times w'$ output tensor. $(y, x, W)$ are all integer tensors with a floating-point scale scalar, while $b$ is kept in the floating-point format. The convolution is performed in the form

$$y_c = \sum_{c'=1}^{D} W_{c,c'} \odot x_{c'} + b_c, \quad c \in \{1, \ldots, C\} \quad (5)$$

Here, $W_{c,c'}$ is a $k \times k$ 2-D kernel, $b_c$ is a scalar, $x_{c'}$ is a $h \times w$ 2-D input feature map, $y_c$ is a $h' \times w'$ 2-D output feature map, and $\odot$ denotes for 2D-convolution. In our architecture, we fix $C = D, h' = h, w' = w$ within a residual block. Using the hybrid format defined as Eqn. (4), we have $y \approx s_y \hat{y}, x \approx s_x \hat{x}, W \approx s_w W$. Plugging them into Eqn. (5) yields

$$s_y \hat{y}_c \approx y_c = \sum_{c'=1}^{D} W_{c,c'} \odot x_{c'} + b_c \approx \sum_{c'=1}^{D} \hat{W}_{c,c'} \odot \hat{x}_{c'} + b_c$$

$$= \sum_{c'=1}^{D} \left(s_w \hat{W}_{c,c'} \right) \odot \left(s_x \hat{x}_{c'} \right) + b_c$$

$$= s_ws_x \sum_{c'=1}^{D} \hat{W}_{c,c'} \odot \hat{x}_{c'} + b_c.$$ 

Reorganizing the terms, we have

$$\hat{y}_c \approx \frac{s_ws_x}{s_y} \sum_{c'=1}^{D} \hat{W}_{c,c'} \odot \hat{x}_{c'} + \frac{b_c}{s_y}. \quad (6)$$

Eqn. (6) can be implemented as the convolution of two signed 8-bit integer tensors $\hat{W}$ and $\hat{x}$, followed by element-wise floating-point multiplication and additions. This can be realized efficiently on GPUs as a single operation in the TensorRT library, as illustrated in Figure 2(a). Matrix multiplications in the convolution are performed with the INT8 kernel, and the summation is performed by a 32-bit integer accumulator. Bias addition is also performed with 32-bit integers. The outputs are again quantized to an 8-bit integer using Eqn. 6. Because computations of a convolution layer are dominated by the multiplications in the summation, substituting floating-point operations with integer-arithmetic leads to a significant computation reduction when deploying on hardware.

Integer-Only ReLU Given an input tensor $x \approx s_x \hat{x}$, the ReLU is directly applied to the signed 8-bit integer part as $\hat{y} = \text{ReLU}(\hat{x}) = \max\{0, \hat{x}\}$. The scale scalar is not affected $s_y = s_x$. Hence, we have $y \approx s_y \hat{y} = s_x \max\{0, \hat{x}\} \approx \max\{0, x\} = \text{ReLU}(x)$.

4.2. Training Integer-Only Residual Blocks

So far, we have defined the integer-only residual blocks with a general definition of the quantizer. We have not yet discussed how to train such blocks or implement the quantizer, which we shall do now. As mentioned in the last subsection, integer-only residual blocks rely on quantizers to convert real-valued tensors to integers. The conversion is lossy, which usually causes inaccurate outputs of the model. Additionally, the scale parameter in Eqn. 4 is crucial to the performance of quantized networks. This section focuses on fine-tuning the integer-only network with simulated quantization training (a.k.a. fake quantization) (Jacob et al., 2018).

The true integer-only inference must be deployed on hardware with special tools, which is not convenient for our training. So we implement fake quantization in PyTorch, which still uses floating-point operations but simulates the integer arithmetic by the quantizers as shown in Figure 2(b). This corresponds to using the convolution defined in Eqn. (4).

Given a known scale $s$, we define the quantizer in Eqn. (4)
Table 1. Latency of floating-point and integer-only inference for convolutions with varying number of input and output channels. Obtained by averaging over 1000 runs (milliseconds).

<table>
<thead>
<tr>
<th>IN CHN</th>
<th>OUT CHN</th>
<th>FP32</th>
<th>INT8</th>
<th>SPEEDUP</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>128</td>
<td>0.040</td>
<td>0.0039</td>
<td>10.2x</td>
</tr>
<tr>
<td>64</td>
<td>256</td>
<td>0.035</td>
<td>0.0098</td>
<td>3.6x</td>
</tr>
<tr>
<td>32</td>
<td>512</td>
<td>0.037</td>
<td>0.0131</td>
<td>2.8x</td>
</tr>
</tbody>
</table>

in the specific form:

$$\tilde{r} = Q(r) = s\tilde{r} = s \cdot \text{clip} \left( \frac{r}{s}, -Q_N, Q_P \right) .$$

(7)

The clipping operation acts element-wise on the tensor $r/s$:

$$\text{clip} \left( \frac{r}{s}, -Q_N, Q_P \right) = \max \left( \min \left( \frac{r}{s}, Q_P \right), Q_N \right) .$$

(8)

We set $Q_N = -128$, $Q_P = 127$ for weight tensors and $Q_N = 0$, $Q_P = 255$ for non-negative activation tensors.

To optimize the network parameters with the quantizer, we leverage learned step-size quantization (LSQ) (Esser et al., 2020). LSQ treats the scalar $s$ as a learnable parameter, which is updated by a gradient-based optimization algorithm.

Back-propagation through quantizer is performed with the Straight Through Estimator (STE) (Bengio et al., 2013) in the form $\partial L/\partial u = I$ for real-valued vectors $u$. Thus we have

$$\frac{\partial L}{\partial r} = \frac{\partial L}{\partial \tilde{r}} \frac{\partial \tilde{r}}{\partial r} = \frac{\partial L}{\partial \tilde{r}} , \ r = W \ or \ x ,$$

(9)

where $L$ denotes the objective function and $r$ applies to $W$ or $x$. With Eqn. (9) we can perform gradients back-propagation in IODF normally.

For scale parameters, the gradient of $s$ can be calculated as follows,

$$\frac{\partial \tilde{r}}{\partial s} = \begin{cases} (-r/s + [r/s]) \odot \mathbb{I}(-Q_N < r/s < Q_P) \\ -Q_N \cdot \mathbb{I}(r/s < -Q_N) \\ Q_P \cdot \mathbb{I}(r/s > Q_P) \end{cases}$$

where $\mathbb{I}(\cdot)$ is an indicator function that returns a tensor of the same shape as $r$, and $\odot$ is the element-wise multiplication.

Applying the chain rule, we have

$$\frac{\partial L}{\partial s} = \frac{\partial L}{\partial \tilde{r}} \frac{\partial \tilde{r}}{\partial s}$$

We adopt the gradient re-scaling trick introduced in (Esser et al., 2020), multiplying the gradient of $s$ by a scale factor $g = 1/\sqrt{CQ_P}$, where $C$ is the number of channels. This gradient re-scaling trick helps to stabilize the learning of the scale parameter $s$.

4.3. A More Efficient Architecture for Quantization

To make the inference of the integer-only model more efficient on hardware, we improve the network architecture. We first replace dense blocks in IDF with residual blocks for their more regular architecture and fewer connections across layers. DenseNets are more memory-intensive yet less computation-intensive (Zhang et al., 2021a) since it has many concatenation operations, which lead to many expensive quantization and dequantization operations during inference. Furthermore, DenseNets have many convolutions with a small number of input / output channels, which have unsatisfactory INT8 speedup. Tab. 1 shows the inference latency of floating-point and INT8 convolution layers for a varying number of input / output channels. All convolutions use $3 \times 3$ kernels and $16 \times 16$ input / output feature maps, so their FLOPs are kept the same. The floating-point inference latency of these three convolutions is similar, but the integer inference latency differs significantly. When the channels of input and output feature maps are identical, integer arithmetic can bring better speedup than when there is a big difference between input and output channels. Convolutions in ResNets are mainly of the former shapes, while those in DenseNets are the opposite. Therefore, residual blocks are better building blocks than dense blocks for IODF.

4.4. Learnable Binary-Gated Convolution

Neural networks have many redundant computations. Many channels die during training, and they are rarely used for inference. This problem is particularly severe for flow-based models since each transformation step has a separate network, and the required network width may vary for each transformation step. IODF addresses this problem by adding learnable binary gates to integer-only convolutions, where the masked gates can be removed at the inference time.

Formally, we denote a learnable binary gate by $\tilde{g} = b(g) := \mathbb{I}(g > 0.5)$, where $g \in [0, 1]^C$. Then a gated convolution is
where \( B(\tilde{g}) \) is a broadcast operation to a \( C \times h' \times w' \) tensor with entries \( B(\tilde{g})_{c,i,j} = \tilde{g}_c, \forall i = 1, \ldots, h', j = 1, \ldots, w' \).

Figure 3 illustrates the process of pruning out a filter with a binary gate. \( \tilde{g}_c = 0 \) relates to disabling the filter \( W_c \): and zeroing a output feature map \( y_c \). Then the corresponding entries in the next convolution layer’s weight that apply on this feature map are also removed. Therefore, pruning out \( m \) out of \( C \) filters of a convolution will reduce \( m/C \) computations for both current and the next layer.

### Training Binary-Gated Convolution

In the direction of obtaining good gates which contain as many zeros as possible while doing little harm to the performance of the whole model, we optimize \( g \) based on both the original training objective and the \( l_1 \)-norm of \( g \), i.e., the number of ones in the vector \( g \). Let \( \mathcal{L}_{IDF} \) be the original IDF objective function, the objective of IODF is formalized as follows,

\[
\mathcal{L}(X; \{W\}, \{g\}) = \mathcal{L}_{IDF}(X; \{W\}, \{g\}) + \sum \lambda ||g||_1,
\]

Here \( \{W\}, \{g\} \) denote for the sets of all convolution kernel matrices and all gates vectors respectively. All gate vectors \( g \) are initialized as \( \alpha \mathbf{1} \) with \( 0.5 \leq \alpha < 1 \) so original gated convolution retains all filters. The \( \mathcal{L}_{IDF} \) term tends to keep all entries of \( g \) close to 1 while \( ||g||_1 \) term pushes the gates to be sparse. \( \lambda \) acts as a strength hyper-parameter balancing them. See Appendix B.2 for settings of \( \lambda \) in different parts of our model. Taking derivative of \( \mathcal{L} \) w.r.t. \( g \), we have

\[
\frac{\partial \mathcal{L}}{\partial g} = \frac{\partial \tilde{g}}{\partial g} \left( \frac{\partial \mathcal{L}_{IDF}}{\partial g} + \lambda \frac{\partial ||g||_1}{\partial g} \right)
\]

\( \partial \mathcal{L}_{IDF}/\partial g \) can be obtained by backward-propagating through the neural network. \( \partial ||g||_1/\partial g = 1 \) since \( g \) is binary. We adopt STE to make gradients flow through the binarize operation by taking \( \partial \tilde{g}/\partial g = I \). Based on the gradients \( \partial \mathcal{L}/\partial g \), gates can be optimized with gradient-based algorithms to achieve a good balance between efficiency and density modeling performance.

### Binary-Gated Residual Blocks

To prune out filters, we need to carefully consider related layers which can be influenced by the filter removal. For simple network architectures, pruning across consecutive layers is relatively straightforward, as shown in Figure. 3. However, pruning residual blocks is a little more complicated since the addition operation in Eqn. 3 requires the two operands, i.e., the shortcut and the convolution output, to have the same number of feature maps. This is not guaranteed in general since the convolution has a trainable gate. We solve this problem by performing the addition in the original unpruned feature map with a \textit{scatter add} (SAdd) operation:

\[
t^{(l)}_g(x) = \text{ReLU}(\text{SAdd}(Q(x), \text{GConv}(\text{ReLU}(\text{GConv}(Q(x)))))).
\]

The scatter add operation directly sums up the unpruned \( Q(x) \) and the sparse pruned output of the gated convolution by maintaining indices representing which feature maps are removed. As a result, convolution layers within the residual blocks can be pruned arbitrarily without considering the alignment with the shortcut path.

### 4.5. Training Workflow

We propose a 5-stage training algorithm for IODF, as shown in Alg. 1. We first train a full-precision, non-gated model to convergence by optimizing \( \mathcal{L}_{IDF}(X; \{W\}, \{1\}) \). Next, we insert learnable binary gates into convolutions, set the strength hyper-parameter \( \lambda \), and train the gated model by optimizing \( \mathcal{L}(X; \{W\}, \{g\}) \). After removing all zeroed-out input and output filters in \( W \), we obtain a pruned model. We train the gated model until the FLOPs of the pruned model reaches our target. Then, we fine-tune the pruned model by optimizing \( \mathcal{L}_{IDF}(X; \{W\}, \{g\}) \), keeping the gates fixed. The final two stages fine-tune the model to use integer-only arithmetic by incorporating fake quantization.

### 4.6. Deployment on Hardware

So far, IODF is still at the simulation level with quantizers mimicking the behaviors of integer arithmetic. To earn true
inference speedup effects, we must deploy IODF on specific hardware that support accelerated integer operations. As an example, NVIDIA T4 GPUs attain 16 times as many integer operations per second as floating point numbers\(^1\). In this work, the T4 GPU is selected due to more convenient software support, specifically, the TensorRT library (NVIDIA, 2018). Notably, we do not rely upon any unique features of T4, so IODF can be successfully deployed to other hardware and achieve the corresponding acceleration effect.

5. Experiments

To illustrate the efficiency and capacity of IODF, we conduct two sets of experiments regarding to the architecture design, filter pruning, and integer-only inference. The models are trained with PyTorch (Paszke et al., 2019) implementation and latency results are measured by deploying on a Tesla T4 GPU with the TensorRT library. Density estimation performance is reported in bits per dimension (bpd). We compare IODF with IDF on ImageNet32 and ImageNet64 (Deng et al., 2009) dataset\(^2\). The flow architecture is taken from IDF, which has 3 levels of flow steps at the resolution \(16 \times 16\), \(8 \times 8\), and \(4 \times 4\) on ImageNet32, and 4 levels of flow steps at the resolution \(32 \times 32\), \(16 \times 16\), \(8 \times 8\), and \(4 \times 4\). Each resolution level has 8 additive coupling layers. Batch normalization is not used in both models. Following IDF, we adopt the rezero trick (Kingma & Dhariwal, 2018) to realize identity mapping initialization which is helpful to improving training stability. The models are trained 100 epochs for ImageNet32 and 50 epochs for ImageNet64. See Appendix B.1 for architecture and training details. Open-source code is available at https://github.com/thu-ml/IODF.

5.1. Network Architecture and Filter Pruning

Network Architecture  IDF and IODF differ by the network architecture adopted in the additive coupling layer. We first compare the DenseNet architecture used in IDF (denoted as IDF-Dense) and the more hardware-friendly ResNet architecture discussed in Sec. 4.3 (denoted as IDF-Res). The models are used in full precision. Table 2 compares these two architectures. IDF-Res and IDF-Dense achieve similar bpd under comparable FLOPs and number of parameters, indicating that replacing DenseNet with ResNet will not sacrifice much modeling capacity. However, IDF-Res is much more efficient than IDF-Dense with integer arithmetic, as we shall see in Sec. 5.2.

Filter Pruning  Next, we study the effectiveness of the learned binary gates proposed in Sec. 4.4 on pruning redundant filters. We insert learnable binary gates into a well-trained IDF-Res model and perform training stage 2 and stage 3 depicted in Alg. 1 until it satisfies targeted FLOPs and prune out 0-gated filters as illustrated in Sec. 4.4. See Appendix B.2 for more details about optimization parameters. We set different targeted FLOPs reduction (20%, 40%, 60%, 80% of original IDF-Res) and obtain several pruned models IDF-Res-Pruned\(1,2,3,4\). Table 2 compares the FLOPs and density estimation performance of the pruned models. Binary gated convolution can effectively reduce the number of parameters and FLOPs of IDF-Res with little harm to modeling capacity. 60% computations can be cut with only a 0.015 bpd drop on ImageNet32. For ImageNet64, pruning is relatively harder, 57.6% reduced FLOPs can cause a 0.07 bpd increase from 3.630 of IDF-Res to 3.700 of IDF-Res-Pruned3.

Figure 4 displays the distribution of the percentage of remain filters among different coupling layers in a pruned model trained on ImageNet32. Most filters that are pruned out concentrate in the third flow level of IDF-Res, even we set the regularization strength \(\lambda\) according to the size of feature maps, i.e., \(\lambda\) is larger for convolutions in the first flow level whose feature map size is \(16 \times 16\) and smaller for those in the third flow level whose feature map size is \(4 \times 4\). We observe this phenomenon in all the pruned models. One possible explanation is that these filters act on feature maps of very small size, which have minor functionalities

### Table 2. Overall evaluation results on test datasets (measured in bits per dimension) of IDF-DenseNets, IDF-ResNets, and pruned models of different FLOPs pruning ratio on ImageNet32 and ImageNet64. FLOPs are measured in floating-point operations.

<table>
<thead>
<tr>
<th>Model</th>
<th>#FLOPs</th>
<th>#Parameters</th>
<th>bpd</th>
</tr>
</thead>
<tbody>
<tr>
<td>ImageNet32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDF-DENSE</td>
<td>6.43G</td>
<td>58.4M</td>
<td>3.890</td>
</tr>
<tr>
<td>IDF-RES</td>
<td>7.15G</td>
<td>62.2M</td>
<td>3.916</td>
</tr>
<tr>
<td>IDF-RES-PRUNED1</td>
<td>5.67G</td>
<td>38.2M</td>
<td>3.916</td>
</tr>
<tr>
<td>IDF-RES-PRUNED2</td>
<td>4.25G</td>
<td>23.5M</td>
<td>3.920</td>
</tr>
<tr>
<td>IDF-RES-PRUNED3</td>
<td>3.28G</td>
<td>17.0M</td>
<td>3.930</td>
</tr>
<tr>
<td>IDF-RES-PRUNED4</td>
<td>1.60G</td>
<td>7.5M</td>
<td>4.048</td>
</tr>
<tr>
<td>ImageNet64</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDF-DENSE</td>
<td>26.27G</td>
<td>84.3M</td>
<td>3.629</td>
</tr>
<tr>
<td>IDF-RES</td>
<td>29.09G</td>
<td>84.5M</td>
<td>3.630</td>
</tr>
<tr>
<td>IDF-RES-PRUNED1</td>
<td>23.18G</td>
<td>39.1M</td>
<td>3.642</td>
</tr>
<tr>
<td>IDF-RES-PRUNED2</td>
<td>17.27G</td>
<td>26.3M</td>
<td>3.665</td>
</tr>
<tr>
<td>IDF-RES-PRUNED3</td>
<td>12.35G</td>
<td>18.6M</td>
<td>3.700</td>
</tr>
</tbody>
</table>

---


2There are two different versions of ImageNet32 and ImageNet64 datasets. We use the down-sampled ImageNet datasets from https://image-net.org/data/downsample/Imagennet32_train.zip, following Gricić et al. (2021); Hazami et al. (2022). Hoogeboom et al. (2019) use the datasets downloaded from http://image-net.org/small/train_32x32.tar.
Table 3. Evaluate density estimation, compression rate, and compression latency of IDF-DenseNets, IDF-ResNets, and IODF models respectively. Likelihood and compression rate are measured in bits per dimension (raw data is 8 bits/dimension). Inference latency is measured in milliseconds per sample (lower is better). Compression bandwidth is measured in MB/s (higher is better). The last row in each part shows the speedup of IODF compared to IDF-DenseNets. * denotes a failure in deployment with TensorRT.

<table>
<thead>
<tr>
<th>IMAGE NET32</th>
<th>ANALYTIC BPD</th>
<th>CODING BPD</th>
<th>INFERENCE LATENCY 4 8 16 32 64</th>
<th>COMPRESSION BANDWIDTH 4 8 16 32 64</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDF-DENSE</td>
<td>3.890</td>
<td>3.900</td>
<td>8.38</td>
<td>5.08</td>
</tr>
<tr>
<td>IDF-RES</td>
<td>3.916</td>
<td>3.926</td>
<td>4.19</td>
<td>3.19</td>
</tr>
<tr>
<td>8BIT IDF-DENSE</td>
<td>3.911</td>
<td>3.921</td>
<td>5.38</td>
<td>2.90</td>
</tr>
<tr>
<td>8BIT IDF-RES</td>
<td>3.923</td>
<td>3.934</td>
<td>2.08</td>
<td>1.09</td>
</tr>
<tr>
<td>PRUNED IDF-RES</td>
<td>3.936</td>
<td>3.947</td>
<td>3.27</td>
<td>2.04</td>
</tr>
<tr>
<td>IODF</td>
<td>3.968</td>
<td>3.979</td>
<td>1.79</td>
<td>0.94</td>
</tr>
<tr>
<td>SPEEDUP</td>
<td>-</td>
<td>-</td>
<td>4.7×</td>
<td>5.4×</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IMAGE NET64</th>
<th>ANALYTIC BPD</th>
<th>CODING BPD</th>
<th>INFERENCE LATENCY 4 8 16 32 64</th>
<th>COMPRESSION BANDWIDTH 4 8 16 32 64</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDF-DENSE</td>
<td>3.635</td>
<td>3.638</td>
<td>18.65</td>
<td>15.45</td>
</tr>
<tr>
<td>IDF-RES</td>
<td>3.637</td>
<td>3.640</td>
<td>12.50</td>
<td>11.89</td>
</tr>
<tr>
<td>8BIT IDF-DENSE</td>
<td>3.663</td>
<td>3.666</td>
<td>8.98</td>
<td>5.57</td>
</tr>
<tr>
<td>8BIT IDF-RES</td>
<td>3.663</td>
<td>3.673</td>
<td>3.03</td>
<td>2.02</td>
</tr>
<tr>
<td>PRUNED IDF-RES</td>
<td>3.657</td>
<td>3.666</td>
<td>7.75</td>
<td>6.45</td>
</tr>
<tr>
<td>IODF</td>
<td>3.685</td>
<td>3.695</td>
<td>2.79</td>
<td>1.71</td>
</tr>
<tr>
<td>SPEEDUP</td>
<td>-</td>
<td>-</td>
<td>6.9×</td>
<td>9.0×</td>
</tr>
</tbody>
</table>

Figure 4. Number of remaining filters in different coupling layers after pruning. Layers in different flow levels are distinguished by their colors.

in density estimation. Another possible answer is that, due to the multi-scale architecture of the IDF model, part of the objective only relies on the first and second flow levels. Hence, parameters in these levels play more critical roles in density estimation.

5.2. Latency Evaluation of IODF

Now we consider the full IODF with integer-only arithmetic. We conduct a set of experiments to display density estimation performance and inference speedup of quantized models. We use unsigned per-tensor quantization for activations and signed per-channel quantization for weight tensors. IODF is trained with the complete 5-stage procedure depicted in Alg. 1. The first convolution layer within each coupling transformation step is not quantized. Afterwards, we deploy these low-precision models on a Tesla T4 GPU and evaluate their inference latency. See Appendix for the detailed environment setup. For rigorous comparison, INT8 models and FP32 models are built into inference engines with the TensorRT library. We consider the following models: (1) pure FP32 IDF-Dense and IDF-Res; (2) INT8 quantized IDF-Dense and IDF-Res; (3) FP32 IDF-Res with half of the FLOPs pruned; and (4) IODF, which is quantized INT8 IDF-Res with half of the FLOPs pruned. We evaluate latency for different batch sizes.

Table 3 shows the overall results. We see that the INT8 inference of IODF is 5.9× faster on ImageNet32 and 8.7× faster on ImageNet64 than the baseline IDF-Dense on average. IODF achieves up to 10.4× speedup with a batch size 16 on ImageNet64. Comparing IDF-Res and IDF-Dense and their INT8 versions, we see that the model architecture improvement in Sec. 4.3 is necessary for efficient inference. Pure FP32 inference of IDF-Res is faster than IDF-Dense even the former has more parameters and FLOPs. Additionally, INT8 inference of IDF-Res is on average 5.3× faster than FP32 inference while only 2.3× faster for IDF-Dense.

3Per-tensor quantization uses one scale and offset parameter for the activation tensor. Per-channel quantization has a different scale and offset for each channel of weight tensor.
For larger batch sizes, inference latency per sample is lower, and the speedup effect of IODF is more remarkable. This is promising in commercial applications since real-world images are mainly high resolution. Limited by hardware, training generative models is impossible on such large images directly. Thus we train the model on smaller patches and perform encoding in a patch-based manner, which naturally gives rise to a large batch size scenario.

We also implement rANS (Duda, 2009; 2013) on the CPU to do actual encoding and report the actual size of compressed images as coding bpd. The coding BPD aligns well with the analytic bpd. Furthermore, the compression bandwidth is determined by both the inference latency and the cost of running rANS. IODF achieves $5.6 \times$ higher bandwidth than IDF-Dense. The speedup is lower than that for inference latency due to our suboptimal CPU implementation of rANS. An optimized GPU implementation of rANS should fill the gap, which we leave as future work.

Additionally, we train IDF models with a varying number of filters (IDF-Res), prune a single large model to different extents (Pruned IDF-Res), and quantize the unpruned, different-sized IDF model (8bit IDF-Res). Figure 5 presents a bpd-latency trade-off curve of these models and shows that pruned IDF-Res and 8bit IDF-Res achieve better Pareto frontier than IDF-Res, and IODF is better than both.

We also conduct experiments to evaluate memory usage, generalization ability, and practical applicability of IODF. We evaluate the models’ compression performance on the high-resolution image dataset CLIC $^4$ ($\sim 10^6$ pixels per image) (Agustsson & Timofte, 2017) and compare the performance with non-neural compression algorithms. As shown in Table 4, the models can generalize to realistic images well. Compared to IDF, IODF improves the bandwidth by ten times and reduces memory usage by 47%, with little compression rate drop. IODF can attain better compression ratio over the traditional PNG codec (Boutell & Lane, 1997), while being about 3 times slower than the CPU-based PNG compressor implemented in the Pillow-SIMD package. We also compare the speed with GPU implementations of JPEG2000 codecs, where the bandwidth of CUJ2K and Fastvideo JPEG2000 encoders are 60.5MB/s and 985MB/s, respectively.$^5$

### 6. Conclusion

We propose Integer-Only Discrete Flows (IODF), an efficient flow-based neural compressor. We propose a hardware-friendly backbone architecture with integer-only residual blocks. By equipping integer-arithmetic convolutions with learnable binary gates, we prune out redundant filters, significantly reducing the number of parameters and the amount of computation. Furthermore, we directly deploy IODF on a Tesla T4 GPU and measure the encoding latency, showing that IODF achieves up to $10 \times$ speedup compared to IDF.

### Acknowledgements

This work was supported by National Key Research and Development Project of China (No. 2021ZD0110502); NSF of China Projects (Nos. 62061136001, 61620106010, 62076145, U19B2034, U1811461, U19A2081, 6197222, 62106120); Beijing NSF Project (No. JQ19016); Beijing Outstanding Young Scientist Program NO. BJJWZYJH012019100020098; a grant from Tsinghua Institute for Guo Qiang; the NVIDIA NVAIL Program with GPU/DGX Acceleration; the High Performance Computing Center, Tsinghua University; and Major Innovation & Planning Interdisciplinary Platform for the “Double-First Class” Initiative, Renmin University of China.

---

$^4$http://compression.cc/tasks/#image

$^5$https://www.fastcompression.com/benchmarks/benchmarks-j2k.htm
References


Fast Lossless Neural Compression with Integer-Only Discrete Flows


A. Asymmetric Numerical System

Asymmetric Numerical Systems (ANS) (Duda, 2009; 2013) is an approach to encoding a string of discrete symbols with a known distribution into a bit stream and decoding symbols from the bit stream. ANS is a kind of arithmetic coding algorithms, achieving approximate optimal code length, i.e. entropy of the distribution. Range-base ANS (rANS) is a variant of ANS with fast coding speed.

Let $S = (s_1, \ldots, s_n)$ be the input string of symbols with each symbol taken from the alphabet set $A = \{a_1, \ldots, a_k\}$. Assume the distribution over alphabet is given by $p = \{p_1, \ldots, p_k\}$ with $\sum_{i=1}^{k} p_i = 1$. Then a large integer $M$ a chosen as total mass and integers $\{F_{a_1}, \ldots, F_{a_k}\}$ represent mass of each symbol in the alphabet, with $p_i \approx F_{a_i}/M$. Then define a cumulative mass $C_{a_i} = \sum_{j=1}^{i-1} F_{a_j}$. rANS keeps track of input symbols with a single integer state. Let $X_t$ represent the state after rANS encodes $t$ symbols in string $S$. $X_0$ is initialized to 0. When $X_t$ comes, rANS update the state $X_t$ based on $X_{t-1}$ and $s_t$ in the form

$$X_t = \left\lfloor \frac{X_{t-1}}{F_{s_t}} \right\rfloor * M + C_{s_t} + X_{t-1} \mod F_{s_t}.$$  \hspace{1cm} (12)

rANS decoder takes in a state $X_t$ and retrieves previous state $X_{t-1}$ and encoded symbol $s_t$. Consider that

$$X_t \mod M = C_{s_t} + X_{t-1} \mod F_{s_t}$$  \hspace{1cm} (13)

must lies in $[C_{s_t}, C_{s_t}+F_{s_t})$. Thus the symbol $s_{t+1}$ can be retrieved by

$$s_t = a_l \quad C_{a_l} \leq X_t \mod M < C_{a_{l+1}}.$$  \hspace{1cm} (14)

Then

$$X_{t-1} = \left\lfloor \frac{X_{t-1}}{F_{s_t}} \right\rfloor * F_{s_t} + X_{t-1} \mod F_{s_t} = \left\lfloor \frac{X_t}{M} \right\rfloor * F_{s_t} + (X_t \mod M - C_{s_t})$$  \hspace{1cm} (15)

B. Experimental Details

B.1. Network Architecture

The overall architecture of IODF is the same as IDF introduced in Sec. 3. The entire invertible transformation from $x$ to $z$ has $L$ levels and each level is composed of $D$ coupling layers. The neural network $t_{\theta}(\cdot)$ in each coupling layer consists of 8 residual blocks as Figure. 6 shows.

![Figure 6](image)

*Figure 6.* $t_{\theta}(\cdot)$ in each coupling transformation consist of 8 residual blocks and two convolutions. All convolutions use $3 \times 3$ kernel and 128 hidden channels. We set padding=$1$ and stride=$1$ in convolution for not changing the shape of feature maps.

The architecture for IDF-ResNets and optimization parameters are shown in Tab. 5.
Table 5. IDF-ResNets architecture and optimization parameters for each experiment.

<table>
<thead>
<tr>
<th>DATASET</th>
<th>L</th>
<th>D</th>
<th>BATCHSIZE</th>
<th>TRAIN SAMPLES</th>
<th>OPTIMIZER</th>
<th>LR</th>
<th>LR DECAY</th>
<th>EPOCHS</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMAGENET32</td>
<td>3</td>
<td>128</td>
<td>512</td>
<td>1230000</td>
<td>ADAMAX</td>
<td>0.001</td>
<td>0.99</td>
<td>100</td>
</tr>
<tr>
<td>IMAGENET64</td>
<td>4</td>
<td>128</td>
<td>256</td>
<td>1230000</td>
<td>ADAMAX</td>
<td>0.0001</td>
<td>0.99</td>
<td>50</td>
</tr>
</tbody>
</table>

Table 6. We choose larger strength parameters for gated convolutions in shallower level.

<table>
<thead>
<tr>
<th>DATASET</th>
<th>LEVEL 1</th>
<th>LEVEL 2</th>
<th>LEVEL 3</th>
<th>LEVEL 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMAGENET32</td>
<td>1</td>
<td>2</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>IMAGENET64</td>
<td>1</td>
<td>2</td>
<td>4</td>
<td>8</td>
</tr>
</tbody>
</table>

B.2. Optimization Parameters for Binary Gates and LSQ

In training model with gated convolutions, we initialize gates with \( \alpha = 0.8 \) and set \( lr = 0.00005 \), \( lr_{\text{decay}} = 0.99 \). We set strength parameter \( \lambda \) in Eqn. 11 according to which layer the convolution locates in, as shown in Tab. 6. In fine-tuning pruned model, we set \( lr = 0.00005 \), \( lr_{\text{decay}} = 0.99 \). Model with gated convolutions is trained for 50 epochs and pruned models are fine-tuned for 5 epochs.

For quantized model, we initialize scale parameters in quantizers data dependently in the form

\[
s_r = \frac{2 \frac{1}{n_x} \sum |r|}{\sqrt{2^b - 1}}, \quad r = W \text{ or } x,
\]

where \( b \) is the bit width and \( n_x \) denotes for the number of elements in tensor \( x \). We set \( lr = 1e^{-4} \), \( lr_{\text{decay}} = 0.99 \) in simulated quantization training and quantized models are fine-tuned for 10 epochs.

B.3. Hardware and Software

The codes for our experiments are implemented with PyTorch (Paszke et al., 2019). The model implementation is based on IDF codes released by (Hoogeboom et al., 2019). rANS implementation is based on local bits back code released by (Ho et al., 2019b) in C language.

We train IODF using 8 Nvidia RTX 2080Ti GPUs. We build inference engine and evaluate the latency on a Tesla T4 GPU and Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz with TensorRT8.2.0.6, CUDA10.2.