Abstract

Vision Transformers (ViTs) have continuously achieved new milestones in object detection. However, the considerable computation and memory burden compromise their efficiency and generalization of deployment on resource-constraint devices. Besides, efficient transformer-based detectors designed by existing works can hardly achieve a realistic speedup, especially on multi-core processors (e.g., GPUs). The main issue is that the current literature solely concentrates on building algorithms with minimal computation, oblivious that the practical latency can also be affected by the memory access cost and the degree of parallelism. Therefore, we propose SpeedDETR, a novel speed-aware transformer for end-to-end object detectors, achieving high-speed inference on multiple devices. Specifically, we design a latency prediction model which can directly and accurately estimate the network latency by analyzing network properties, hardware memory access pattern, and degree of parallelism. Following the effective local-to-global visual modeling process and the guidance of the latency prediction model, we build our hardware-oriented architecture design and develop a new family of SpeedDETR. Experiments on the MS COCO dataset show SpeedDETR outperforms current DETR-based methods by 1.5%∼9.2% AP with 1.09×∼3.6× speedup on Tesla V100. Even acceptable speed inference can be achieved on edge GPUs, i.e., 4 FPS for NVIDIA JETSON TX2 (1.4×∼4×faster than other counterparts), 1 FPS for NVIDIA NANO (1.5×∼6.7×faster). Codes release SpeedDETR.

1. Introduction

With excellent long-range modeling capabilities, Transformers (Bahdanau et al., 2015; Parikh et al., 2016) have recently made a stunning resurgence in the form of Vision Transformers (ViTs) (Dosovitskiy et al., 2021), showing strong versatility in computer vision tasks, e.g., image classification (Dosovitskiy et al., 2021), object detection (Carion et al., 2020; Dai et al., 2022), semantic segmentation (Zheng et al., 2021), depth estimation (Yang et al., 2021a), video understanding (Zhou et al., 2018), pose estimation (Li et al., 2022a), and house generation (Tang et al., 2023). Currently, there are two main branches to apply the transformer structure in object detection. One is developing ViTs as effective backbones (Dosovitskiy et al., 2021; Wang et al., 2021b; Cao et al., 2021) in traditional frameworks such as Faster RCNN (Ren et al., 2015), Mask RCNN (He et al., 2017), and RetinaNet (Lin et al., 2017b), which constantly sets the state-of-art for the object detection task. The other one is the DETR series which utilizes an encoder-decoder transformer design that reduces object detection to an end-to-end set prediction problem. With removing components, e.g., non-maximum suppression (NMS), the DETR series can be more easily supported by a wide range of hardware platforms than other detection methods, e.g., YOLO series (Redmon et al., 2016). Thanks to its capability to process multimodal data, DETR is largely deployed as the dominant technique in 3D detection for autonomous driving (Wang et al., 2022a; Liu et al., 2022b; Li et al., 2022c).

However, to fully unleash the advantages of transformer architectures, we need to address the following challenges before the DETR series becomes an indispensable staple in future object detection systems. (i) Although the self-attention mechanism is a key defining feature of transformer architectures, a well-known concern is its computation and memory complexity (e.g., at least 200 GFLOPs in traditional frameworks; 100 GFLOPs in DETR series). This hinders scalability in many settings, let alone deployment on resource-constrained devices. (ii) Despite the impressive theoretical efficiency of some efficient designs (Zhu et al., 2020; Roh et al., 2021; Chen et al., 2022a; Song et al., 2021), researchers (Colleman et al., 2021) have found it challenging to transfer the theoretical results into real speedup, especially on multi-core processors, e.g., GPUs. The challenges
Figure 1: (a) Comparison with previous works in real-world object detection. (b) The trade-off between performance (AP) and hardware efficiency (FPS) for different detection methods. SpeedDETR gets faster inference (1.09×∼3.6×) with 1.5%∼9.2% higher AP than state-of-the-art DETR-based detectors.

are two-fold: a) Most previous approaches do not have optimizations for specific hardware deployment, such as memory access cost, the degree of parallelism, and compiler characteristics, which can have a non-trivial effect on hardware throughput during inference. b) The existing literature lacks speed-aware guidance for model design but solely uses the hardware-agnostic FLOPs as an inadequate proxy for efficiency. For original self-attention operation, the quadratic memory complexity further enlarges the discrepancy between the theoretical FLOPs and the practical speed. Note that it has been validated by previous works that the latency on CPUs has a strong correlation with FLOPs (Han et al., 2021; Xie et al., 2020). Therefore, we mainly address this low hardware efficiency on the GPU platform, which is more challenging and less investigated.

In this paper, we build a novel detection method named SpeedDETR: speed-aware transformer for end-to-end object detector (see Figure 1), which achieves both higher detection precision and realistic speedup across various computing platforms (e.g., server GPUs and edge devices). Given a target device, we directly use the latency, rather than the FLOPs, to guide our detector design.

**On-device efficiency.** 1) Testing network latency on different device platforms is laborious due to the wide variety of candidates (transformer-based or CNN-based structures) and their associated properties, in addition to the difficulty in obtaining accurate results of tiny structures on edge devices. To this end, we introduce a novel latency prediction model to efficiently estimate the realistic latency of a network by simultaneously considering the network and hardware properties (memory access pattern and scheduling strategies/degree of parallelism). 2) According to our model profiling on high-end GPUs/low-end GPUs (NVIDIA V100/GTX 1080 Ti), we figure out and modify the inefficient building blocks by proposed fusion techniques.

**Decent detection performance.** 1) Following the visual modeling process from local to global, we introduce a backbone design principle with a two-phase design space. We further propose a new network pipeline consisting of a hardware-oriented backbone followed by the semantic-augmented module to enhance rich low-level semantics at the current level. 2) With the help of global attention to extract abstract-level semantics, the proposed task-coupled single-level prediction system reduces conflicts between the classification and regression tasks and provides consistent predictions. 3) Starting from a supernet with the design paradigm, we provide an effective speed-driven slimming method to obtain a new family of SpeedDETR.

Compared with current DETR works, SpeedDETR achieves 1.09×∼3.6× speedup with superior detection performance (1.5%∼9.2% higher AP) on high-end server GPUs, Nvidia V100, and 1.2×∼3.2× speedup on server low-end GPUs, GTX 1080 Ti; On edge GPUs, SpeedDETR reaches 1.4×∼4× speedup on NVIDIA JETSON TX2, and 1.5×∼6.7× speedup on NVIDIA NANO. It is worth noting that SpeedDETR is proposed as a general framework. The whole framework or the backbone design can be directly used for various downstream tasks, e.g., semantic segmentation and multimodal on-vehicle 3D detection.

Our contributions are summarized as follows:

- We propose a latency prediction model, which can efficiently estimate the latency of network candidates by considering network properties, hardware memory access pattern, and degree of parallelism.
- Combined with the effective visual modeling process and the hardware specifications, we design SpeedDETR, which builds the end-to-end speed-aware transformer-based detector by the practical latency instead of the theoretical FLOPs. To the best of our knowledge, SpeedDETR is the first framework that directly optimizes the real latency in the design phase of transformer-based detectors.
Results on MS COCO verify that SpeedDETR can surpass other DETR-based methods in terms of precision and runtime speed on various GPU platforms.

2. Background and Related Works

Transformer-based detection frameworks. ViTs have been widely developed as powerful backbones in traditional detection frameworks such as Faster RCNN and RetinaNet. However, their backbones are usually inserted directly into the frameworks without optimizing the efficiency issues so that these detectors achieve high precision at the expense of computational efficiency, which prevents their usage in real-world applications with limited resources.

End-to-end detectors do not require sophisticated post-processing like NMS and achieve matchings between targets and candidates by the Hungarian algorithm. DETR (Carion et al., 2020) utilizes an encoder-decoder transformer framework. Since self-attention naturally has a high degree of freedom due to the lack of inductive bias, similar to convolutional layers, DETR holds on a large training cost (500 epochs). (Zhu et al., 2020) and (Wang et al., 2022b) exploit multi-scale deformable encoders or anchor points to accelerate training. Although better performance and fast convergence are achieved through these works, the computation cost has not yet been optimized (over 170 GFLOPs). And these excellent detection performances are typically obtained on high-end GPUs or servers with enormous computation costs (e.g., 170~500 GFLOPs). Compared with them, SpeedDETR is the first work to explore the speed-aware end-to-end transformer-based detectors to achieve comparable detection precision and fast runtime inference on multiple devices while maintaining efficiency training.

Hardware-aware network design. Some existing works have considered the realistic latency at the network design stage. Some test speed directly on targeted devices and extract guidelines for hand-designed efficient models (Ma et al., 2018). Some search for fast models by the neural architecture search (NAS) technique (Tan et al., 2019). However, speed tests of our proposed structures on different hardware can be very laborious due to the large variety of candidates and the corresponding properties. In addition, it is not easy to gather accurate results of tiny structures on edge. On the contrary, our latency prediction model can directly predict the inference speed on given computing platforms.

Network Architecture Search. Architecture search aims to automate the process of designing neural network architectures. The goal is to discover high-performing architectures with minimal human intervention. One popular approach to architecture search is the Supernet method (Guo et al., 2020; Zoph et al., 2018). In this method, a single neural network is constructed to represent a large space of possible architectures. During training, the Supernet learns to assign weights to different network parts, effectively selecting a subset of the architecture to be used for a given task. This approach can significantly reduce the computational cost of searching for architectures since the Supernet can be trained once and reused for different tasks. Therefore, to design the backbone of different sizes and latency to meet the demands of specific hardware, we build a supernet to search for the desired architecture automatically.

3. Methodology

In this section, we first propose latency prediction modeling to efficiently and accurately predict the on-device latency of an architecture on the target device. Further, we describe fusion implementation techniques with hardware-efficient structures. Based on these structures and the process of fusion, we design the basic design paradigm of SpeedDETR. Specifically, we introduce the efficient embedding module and hardware-oriented backbone, which is also strong at feature capturing and fusing. Also, to remove the training-inefficient decoder and ensure the non-destructive recognition performance, we propose a strong transformer encoder, i.e., TSP. Finally, under the guidance of the latency prediction model, we generate a family of models, SpeedDETR, by the search algorithm (Guo et al., 2020).

3.1. Overview

This paper mainly has two methodological designs: speed-aware design on DETR and encoder-only design.

Speed-aware design on DETR. In contrast to other works (Chen et al., 2022b; Mehta & Rastegari, 2021) that primarily focus on computational requirements, our approach directly optimizes the on-device speed of the model. Our proposed approach involves two strategies: a) Latency prediction modeling: Our model accurately considers various factors such as target hardware properties, model type, model size, and data granularity. It mathematically describes computation latency and data movement latency, enabling precise prediction of the actual throughput of each layer (Figure 3). This theoretical model is compatible with general GPU architectures, making it versatile and readily usable. b) Fusion techniques and efficient design: We introduce practical model implementation optimization, combining it with robust vision modeling. We explore the design space and address the utilization of BN fusing in a transformer. Also, we propose and validate the efficient modeling of global attention through convolutional modulation.

Encoder-only design. The traditional DETR family (Zhu et al., 2020; Carion et al., 2020) typically consists of an encoder and a decoder. However, the decoder component has been identified as a factor that hampers model training.
We map the operations to hardware. We have modeled a hardware device as multiple processing engines (PEs). We introduce a latency prediction model specifically designed for general-purpose GPU hardware. Thanks to such a hardware model, we can accurately predict the latency of a runtime design choice on any platform. Figure 2 depicts the hardware model. And the resolution of the input image is \((3, 224, 224)\). We vary the input granularity \(G\) as input and output data movement latency together: \(l = l_{\text{data}} + l_{\text{compute}}\). For the total data movement latency \(l_{\text{data}}\), based on the hardware modeling (Figure 2), we add the input and output data movement latency together: \(l_{\text{data}} = l_{\text{in}} + l_{\text{out}}\), which is estimated by the hardware bandwidth and the input granularity \(G\) (same as the resolution scale). To simplify the prediction model, we assume that each PE only moves the appropriate input feature maps and weights once to compute an output tile. For the computation latency of each tile \(l_{\text{compute}}\), we use PE’s maximum throughput of FP32 computation and the FLOPs of computing an output tile. The total computation latency \(l_{\text{compute}}\) can be deduced by the number of tiles and PEs. We test four types of hardware devices, and their properties are listed in Table 1. It shows that the server GPU V100 is the most powerful hardware device with the most processing engines (#PE). Therefore, the computation with quadratic memory complexity, e.g., self-attention, could easily fall into a memory-bounded operation on V100 because of its high parallelism. A more detailed description of our latency prediction model is presented in Appendix A.6.

**Empirical validation.** We use the public tool PyTorch Profiler (Paszke et al., 2019) to measure the latency of the network structure on target devices. In Figure 3, we utilize one block (including MHSA and FFN parts) of the 1st stage in Swin-T to evaluate the effectiveness of our latency prediction model. And the resolution of the input image is \((3, 224, 224)\). We vary the input granularity \(G\) to evaluate the performance of our prediction model. Figure 3 shows the contrast between our predictions and the actual testing latency on the Nvidia V100 GPU and GTX 1080 Ti. We can see that our predictor can accurately estimate the actual latency in a wide range of input granularities.

The latency prediction model is a training-free theoretical model specifically designed for general-purpose GPU hardware. In contrast to other works (Chen et al., 2022b; Mehta & Rastegari, 2021) that primarily focus on computation efficiency (Sun et al., 2021; Gao et al., 2021; Zhu et al., 2020; Carion et al., 2020). To overcome the performance decline associated with removing the decoder, we propose two robust transformer encoders in the feature capturing and fusing stages (backbone Figure 5, Figure 6) and the class/box network (TSP, Figure 5). For the backbone, unlike other approaches (Liu et al., 2021b), we simultaneously enhance texture-level and abstract-level information in each stage. To reinforce texture-level semantics, we facilitate information interaction between stages by fusing the low-resolution feature from the last stage into the current feature map. In the TSP, we leverage efficient global attention to couple the classification and regression tasks, thereby reducing conflicts between them.

### 3.2. Latency prediction modeling

We introduce a latency prediction model \(E\), which can directly predict the latency of runtime design choices on any target device to seek optimal model settings on any platform efficiently. For one design choice, the latency predictor \(E\) takes the hardware properties \(H\), the layer type \(T\), the channel dimension \(C\), and the input granularity \(G\) as input and predicts the latency \(l\) of the block: \(l = E(H, T, C, G)\).

**Hardware modeling.** We model a hardware device as multiple processing engines (PEs), and parallel computation can be executed on these PEs (degree of parallelism). As shown in Figure 2, we model the memory system as a three-level structure (Hennessy & Patterson, 2011): 1) off-chip memory, 2) on-chip global memory, and 3) memory in PE. Thanks to such a hardware model, we can accurately predict the latency of data movement and computation.

**Latency prediction model.** It can be mainly separated into three steps: 1) *Input/output shape definition.* Calculating the input and output shapes is the first step in determining an operation’s latency. 2) *Operation-to-hardware mapping.* We map the operations to hardware. We have modeled a hardware device as multiple processing engines (PEs). We first consecutively split the output feature map into multiple tiles. One tile is assigned to one PE to execute the computation. 3) *Latency estimation.* We evaluate each tile’s latency, including the data movement latency and the computation latency: \(l = l_{\text{data}} + l_{\text{compute}}\). For the total data movement latency \(l_{\text{data}}\), based on the hardware modeling (Figure 2), we add the input and output data movement latency together: \(l_{\text{data}} = l_{\text{in}} + l_{\text{out}}\), which is estimated by the hardware bandwidth and the input granularity \(G\) (same as the resolution scale). To simplify the prediction model, we assume that each PE only moves the appropriate input feature maps and weights once to compute an output tile. For the computation latency of each tile \(l_{\text{compute}}\), we use PE’s maximum throughput of FP32 computation and the FLOPs of computing an output tile. The total computation latency \(l_{\text{compute}}\) can be deduced by the number of tiles and PEs. We test four types of hardware devices, and their properties are listed in Table 1. It shows that the server GPU V100 is the most powerful hardware device with the most processing engines (#PE). Therefore, the computation with quadratic memory complexity, e.g., self-attention, could easily fall into a memory-bounded operation on V100 because of its high parallelism. A more detailed description of our latency prediction model is presented in Appendix A.6.

### Table 1: Hardware properties.

<table>
<thead>
<tr>
<th>Name</th>
<th>PE</th>
<th>FP32</th>
<th>Frequency (MHz)</th>
<th>Bandwidth (G)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NVIDIA V100</td>
<td>80</td>
<td>64</td>
<td>1390</td>
<td>690</td>
</tr>
<tr>
<td>NVIDIA GTX 1080</td>
<td>20</td>
<td>64</td>
<td>1710</td>
<td>325</td>
</tr>
<tr>
<td>NVIDIA Jetson TX2</td>
<td>2</td>
<td>128</td>
<td>1280</td>
<td>58.9</td>
</tr>
<tr>
<td>NVIDIA Nano</td>
<td>1</td>
<td>128</td>
<td>925</td>
<td>26.1</td>
</tr>
</tbody>
</table>

**Figure 2:** Hardware Modeling.

**Figure 3:** Latency prediction results.
amounts, our approach directly optimizes the on-device speed of the model, taking into consideration factors such as memory access cost and degree of parallelism. Moreover, our method proves to be more efficient than the commonly used technique of hardware profiling for predicting the on-device speed of networks. As a result, this modeling approach can be generalized to other networks as well. Specifically, our approach transforms all networks into fixed matrix operations on GPU platforms, utilizing techniques such as General Matrix Multiply (GeMM). The latency prediction model accurately evaluates the speed of matrix multiplication and the associated data movement, making it applicable to general networks.

3.3. Fusion techniques of model implementation

Designing and deploying efficient network architectures for resource-limited devices have significantly improved by consistently reducing parameter count and floating-point operations (FLOPs) and improving accuracy. However, these classical efficiency metrics, like FLOPs, do not consider the memory cost and the degree of parallelism. In this work, we simultaneously improve the network runtime speed and detection performance by identifying and modifying the building blocks that are not hardware-friendly. To achieve that, we deploy the common neural networks to one high-end GPU (V100) and one low-end GPU (GTX 1080 Ti) and benchmark their speed, as shown in Figure 4, whereby the following proposed fusion techniques.

Fusing batch normalization (BN) into the preceding fully-connected layer. From the analysis of various backbones compared in Figure 4, LN constitutes around 10%∼15% of the total latency for the entire network. Dynamic normalization, such as layer norm (LN), gathers running statistics at the inference stage, thus causing more speed delay. In contrast, BN is more memory-friendly/computation-friendly because we fuse BN into the preceding fully-connected layer so that the data movement and the related PE computation can be excluded. Thus, we modify the WMSA/SWMSA in Swin (Liu et al., 2021b) by replacing LN-Linear with Linear-BN, dubbed WMSA\textsubscript{bn}/SWMSA\textsubscript{bn} (see Appendix A.2). Compared to the LN-based design, a 13%∼15% speedup is achieved with negligible accuracy degradation (<0.3%). Therefore, we use WMSA\textsubscript{bn}/SWMSA\textsubscript{bn} as our design candidates.

Fusing multiple branches into one single branch in reparameterized CNNs. In a multi-branch structure, the data movement cost is greatly increased because the activation values of each branch are saved into PE memory or even on-chip memory (when the PE memory is not enough) to compute the subsequent tensor in the graph. Also, the synchronization cost caused by multiple branches affects the overall runtime (Hu et al., 2018). Hence, we apply RepCNN (Ding et al., 2021) as a network component, fusing multiple branches into more single-branch substructures during inference. As a result, it is easy to evenly distribute the computation among multiple PEs, preventing the imbalanced computation of PEs brought on by imbalanced computation overheads of multiple branches. Such operator fusion benefits memory access and parallel computation on multiple PEs (Detailed structures are shown in Appendix A.1).

3.4. Architecture design

In this section, we introduce SpeedDETR, a speed-aware transformer-based object detector (Figure 5). The hardware-oriented detector (HOD) backbone extracts feature at four scales and sends them to the following task-coupled single-level prediction (TSP) system. TSP first combines the multi-scale features into single-level feature maps, then adjusts feature maps to reduce conflicts between classification and regression tasks, and finalizes the detection task.

Design principle. According to the granularity of the data flow inside ResNet (He et al., 2016), we divide the backbone into four stages $S$. Due to feature scales with a trend from the local to the global visual receptive field, we introduce the HOD block design 6(a). Then, one semantic-augmented module is added after one HOD block (residual effect) to
enhance the low-level semantic information in each HOD stage. We provide the two-phase design space (DP) of HOD backbone as Figure 6(a):

\[
DP_{i,local,s=1,2,3} = \{\text{RepCNN}^i, WMSA_{bs}^i, SWMSA_{bs}^i\},
\]
\[
DP_{1,local,s=4} = \{WMSA_{bs}^i, SWMSA_{bs}^i\},
\]
\[
DP_{1,global} = \{\text{ConvModula}\},
\]

(1)

where local represents the candidates of local-wise attention while global for the candidates of global attention; the 1st phase covers \(S_1, S_2, S_3\) of the backbone, and the 2nd phase for \(S_2\): \(i\) denotes the \(i^{th}\) block; instead of calculating the similarity score matrix (attention matrix (Vaswani et al., 2017)), we simplify self-attention by modulating the value \(V\) with convolutional features as Figure 6(b). Our approach uses convolutional modulation rather than self-attention to build relationships since they are more memory-efficient, particularly when processing high-resolution images. More details for convolutional modulation are shown in Appendix A.3.

**Image embedding module.** Figure 4 demonstrates that patch embedding is a speed bottleneck on multiple platforms. This is because patch embedding often employs a convolutional layer that is non-overlapping and has a large kernel size and stride, which is not well supported by most compilers and acceleration techniques (e.g., Winograd). Thus, we leverage a convolution stem with fast downsampling, consisting of three hardware-efficient \(3 \times 3\) convolutions with stride 2. For an input image \(x \in \mathbb{R}^{H \times W \times 3}\), we first divide it into \(H \times W\) patches and feed these patches to the convolution stem to obtain input embeddings \(L_0\) of size \(H_G \times W_G \times C\).

**Hardware-oriented detector backbone.** Each HOD block (Figure 6(a)) is designed to effectively capture the local (texture-level semantics) and global information (abstract-level semantics). So several consecutive local-wise attention is applied to extract texture-level semantics. Then we enhance abstract-level semantics in the feature map through global attention. A semantic-augmented module, which includes an upsampling layer and global attention, is inserted into every two consecutive HOB blocks (except between Stage 1,2) to further enhance low-level semantics in the current stage as shown in Figure 5. Note that for hardware efficiency, we introduce RepCNN into the design space of local-wise attention, which can also act as a global inter-connection, reducing the number of SWMSA_{bs}, the speed bottleneck for GPU structure (Pan et al., 2022).

**Task-coupled single-level prediction system.** To reduce the large memory I/O overhead and the high parallelism caused by multi-branch, we transform multi-level into single-level prediction by scale-combined module (Figure 6(b)) with global attention. The process is

\[
s_0 = L_1,\]
\[
s_1 = \text{ConvModula}(\text{down}(s_0) + L_2),\]
\[
s_2 = \text{ConvModula}(\text{down}(s_1) + L_3),\]
\[
s_3 = \text{ConvModula}(s_2 + \text{up}(L_4)),\]

(2)

\(s_{out} = s_3\) is the final aggregated feature.

One-stage detectors perform object classification and localization independently with two separate branches (e.g., decoupled heads). We propose task-coupled module in Figure 6(c), which guides learning task interactions and eliminates conflicts between task-specific features by stacking global attention blocks \(Y = \text{ConvModula}\). The global attention block \(Y_1\) couples and splits the single-level feature \(s_{out}\) into two parts. After that, \(Y_2\) encodes one part for the subsequent regression task:

\[
y_{cls}^{reg} = Y_1(s_{out}), \quad y_{reg}^{reg} = Y_2(y_{cls}^{reg}).\]

(3)
3.5. Training

Supernet Design. We use the two-phase design space (DP) as the search space and train the supernet for the HOD backbone. We only search the backbone’s structures, dimensions $C$, and input granularity $G$, while the TSP uses fixed structures with dimensions adapted to the backbone.

Speed-aware model slimming. It has three steps:

1) We train the supernet with the Gumble Softmax sampling (all performed in the current least important dimension) to measure detection under different IoU thresholds.

2) We utilize the latency prediction model $E$ (Section 3.2) to estimate the on-device speed of each candidate.

3) We perform speed-aware model slimming on the supernet obtained from step 1) by FPS evaluated with predictor $E$. Specifically, we use the score $r$ of each candidates to define the importance score of $DP_i$ as $r_{DP_i} = \frac{r_{RepCNN} + r_{WMSA}}{r_{WMSA}}$ for $S_1$, $S_2$, $S_3$, and $\frac{r_{WMSA}}{r_{WMSA}}$ for $S_4$. We obtain the importance score for each $S$ by summing up the scores for all $DP$ within that $S$. Then we define the evolution process (all performed in the current least important $S$): a) remove the first $SWMSA$; b) remove the first $WMSA$; c) reduce the width by multiples of 16. Then we predict the current latency $l$, evaluate the accuracy drop of each evolution, and decide by latency $AP$ drop ($\% \times l$). Our gradual slimming on the single-width supernet is memory-efficient compared to the multiple-width supernet. This process is repeated until reaching target throughput (Appendix A.4).

4. Experiments

4.1. Settings

Object detection. We evaluate our proposed SpeedDETR on the challenging MS COCO benchmark (Lin et al., 2014) following the commonly used setting (Chen et al., 2021). The standard mean average precision (AP) metric is used to measure detection under different IoU thresholds and object scales. It contains around 160K images of 80 categories. We train SpeedDETR with the standard 1× (12 epochs) and 3× (36 epochs) training configurations as introduced in (Cao et al., 2021). The HOD backbone is pre-trained on ImageNet (Deng et al., 2009) with the same setting as (Cao et al., 2021). We use the AdamW optimizer with a batch size of 32, an initial learning rate of 1e−4, and a weight decay of 0.05. The learning rate is stepped down by a factor of 0.1 at the 67% and 89% of training epochs. We conduct all experiments on 8 V100 GPUs. The model configurations are provided in the Appendix A.7. Since SpeedDETR conducts the single-level dense prediction on a single feature map, we use the uniform matching strategy proposed by YOLOF (Chen et al., 2021) to ensure that all ground-truth boxes match with the same number of positive anchors regardless of their sizes.

Latency prediction. We test the on-device efficiency for four hardware platforms as shown in Table 1, including server GPU (Tesla V100), desktop GPU (GTX1080), and edge devices (Jetson TX2 and Nvidia Nano). The number of PE, the floating-point computation (FP32) in a PE, the frequency, and the bandwidth are the main factors considered by our latency prediction model. The PE of server GPUs is usually larger than that of IoT devices. For all models and computing platforms, the batch size was set to 1.

4.2. Main results

Comparison with conventional frameworks. As shown in Part (1&2) of Table 2, anchor-based methods converge fast within only 12 epochs, and the transformer-based methods generally outperform CNN-based methods but with higher GFLOPs. Focal-Tiny-RetinaNet achieves 7.8% higher AP than the original RetinaNet at the expense of 32% computation costs. Generally, such good performance comes with over 170 GFLOPs high computational costs. YOLOF is an efficient transformer-based one-stage method with 103 GFLOPs, but with lower AP (<40%). MobileFormer aims at an efficient design, which concentrates on the FLOPs reduction other than the real runtime speed.
### SpeedDETR: Speed-aware Transformers for End-to-end Object Detection

<table>
<thead>
<tr>
<th>Method</th>
<th>Epochs</th>
<th>AP (%)</th>
<th>AP$_{50}$ (%)</th>
<th>AP$_{75}$ (%)</th>
<th>AP$_{S}$ (%)</th>
<th>AP$_{M}$ (%)</th>
<th>AP$_{L}$ (%)</th>
<th>GFLOPs</th>
<th>FPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Faster R-CNN-FPN-R50 (Ren et al., 2015)</td>
<td>36</td>
<td>40.2</td>
<td>61.0</td>
<td>43.8</td>
<td>24.2</td>
<td>43.5</td>
<td>52</td>
<td>180</td>
<td>-</td>
</tr>
<tr>
<td>Focal-Tiny-RetinaNet (Yang et al., 2021b)</td>
<td>12</td>
<td>43.7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>265</td>
<td>-</td>
</tr>
<tr>
<td>Swin-Tiny-RetinaNet (Liu et al., 2021b)</td>
<td>12</td>
<td>42.0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>245</td>
<td>-</td>
</tr>
<tr>
<td>YOLOF-R50 (Chen et al., 2021)</td>
<td>12</td>
<td>39.2</td>
<td>58.6</td>
<td>42.7</td>
<td>22.3</td>
<td>43.9</td>
<td>50.8</td>
<td>103</td>
<td>24</td>
</tr>
<tr>
<td>RetinaNet (Lin et al., 2017b)</td>
<td>12</td>
<td>35.9</td>
<td>55.7</td>
<td>38.5</td>
<td>19.4</td>
<td>39.5</td>
<td>48.2</td>
<td>201</td>
<td>1</td>
</tr>
<tr>
<td>Mobile-Former (Chen et al., 2022b)</td>
<td>12</td>
<td>34.2</td>
<td>53.4</td>
<td>36.0</td>
<td>19.9</td>
<td>36.8</td>
<td>45.3</td>
<td>322</td>
<td>27</td>
</tr>
<tr>
<td>SpeedDETR$_{tiny}$</td>
<td>12</td>
<td>41.2</td>
<td>60.2</td>
<td>43.5</td>
<td>21.4</td>
<td>44.6</td>
<td>55.7</td>
<td>67</td>
<td>26.2</td>
</tr>
<tr>
<td>SpeedDETR$_{medium}$</td>
<td>12</td>
<td>42.0</td>
<td>59.5</td>
<td>44.5</td>
<td>23.2</td>
<td>45.6</td>
<td>56.3</td>
<td>69</td>
<td>24.3</td>
</tr>
<tr>
<td>SpeedDETR$_{large}$</td>
<td>12</td>
<td>43.2</td>
<td>60.9</td>
<td>46.2</td>
<td>23.9</td>
<td>47.1</td>
<td>58.7</td>
<td>73</td>
<td>23.5</td>
</tr>
</tbody>
</table>

**Detectors performance**

- Compared to the aforementioned approaches, our SpeedDETR can improve both on-device speed and detection performance. SpeedDETR$_{tiny}$ is 9% faster than YOLOF with 1% higher AP (41.2% > 39.2%); SpeedDETR$_{medium}$ reduces 192 GFLOPs from the best-precision Focal-Tiny-RetinaNet at only a 0.5% AP reduction.

**Comparison with DETR series.** As shown in Table 2, DETR only needs 24 FPS to achieve 42.0% AP during inference but requires 500 epochs to converge. WB-DETR and PnP-DETR need 500 epochs to achieve 41.8% AP as well. Other DETR-based methods improve the convergence speed but less efficient. For example, the GFLOPs of Deformable DETR, Anchor DETR, and TSP-FCOS are around $1.7 \times 2.2$ larger than DETR. And even though these three have 15~19 FPS on the high-end GPU, Tesla V100, they cannot achieve acceptable speeds on resource-constrained devices, e.g., Nvidia Nano (Figure 7). On the contrary, SpeedDETR can achieve superior detection precision, sacrificing neither convergence nor inference speed. Compared with classical DETR, our SpeedDETR$_{tiny}$ achieves superior detection performance (42.0% vs. 44.5%), with 2.2 FPS faster inference and 14× training efficiency. Considering current state-of-the-art DETR frameworks, our model can reach 1.09~3.6× speedup with 1.5%~9.2% AP higher precision.

**4.3. Runtime speed on multiple devices**

To evaluate the hardware throughput, we implement the model on the other three GPU platforms (Table 1). We report the average FPS of over 100 inferences. As shown in Figure 7, our method outperforms existing efficient DETR frameworks on both hardware efficiency and detection performance. Note that SpeedDETR even achieves acceptable inference speed on edge GPU devices, i.e., 2.3 FPS ~ 4 FPS for NVIDIA JETSON TX2 and 1 FPS for NVIDIA NANO. Other methods need to consider the memory limitations and parallelism of the on-device runtime, so their performance can be degraded further on resource-limited devices and do not even give results in a reasonable time. This also constrains their scalability for practical application scenarios. Because of the low speed, Deformable-DETR, Sparse-DETR, and Anchor DETR cannot be tested accurately on the NVIDIA NANO (26.1 Gbps memory bandwidth), which has the highest memory I/O limitation. The possible reason is that the backbone of these works has a quadratic memory complexity, which can become the computation-bound operation in some memory-limited devices.

**4.4. Ablation study**

We conduct ablation studies to validate the effectiveness of the latency prediction modeling (Section 3.2, Section 3.3)
and architecture design (Section 3.4). We conduct all the experiments on SpeedDETR_{tiny} that is trained for 12 epochs.

4.4.1. Analysis of Prediction Modeling

More granularity settings. We test various granularity settings on the HOD backbone of SpeedDETR_{tiny} to examine the effects of $G$. The results on the Tesla-V100 GPU are presented in Figure 8. We increase $G$ from 2 and 64, and this procedure consistently improves the realistic efficiency of the V100 GPU. It can be found that the finest granularity ($G=2$) causes substantial inefficiency despite the mAP improvement. Otherwise, the coarsest granularity ($G=64$) benefits the speedup with large detection precision degradation. This trend also holds on the GTX 1080 Ti, Jetson TX2, and Nvidia Nano.

Fusion techniques. We investigate the effect of our model fusion introduced in Section 3.3. SpeedDETR_{tiny} ($G=8$) is tested. The results in Table 4 present that each technique of model fusion promotes the practical latency of a block, as the overhead on memory access is effectively reduced. Moreover, branch merging can also reduce the imbalanced computation of PEs.

4.4.2. Analysis of Components in SpeedDETR

Major components. We evaluate the efficiency of the major components in SpeedDETR. We disable each component by replacing it with a vanilla method, as they are not easily removable from our detection framework. In Table 3, we (1) use Swin-Transformer instead of our hardware-oriented detector (HOD) backbone with similar GFLOPs (line 1 vs. line 2); (2) disable the scale-combined module (SCM) (lines 1, 2, 4) by directly upsampling the last stage’s outputs to $H \times W$ and feed them to task-couple module (TCM); (3) replace the TAE module with YOLOF’s head (lines 1–3).

![Figure 7: Comparison on multiple resource-limited devices of SpeedDETR.](image)

![Figure 8: Various granularity settings on the HOD backbone of SpeedDETR.](image)

5. Conclusion

In this paper, we propose a novel speed-aware transformer for end-to-end object detectors, achieving high-speed inference on multiple devices. Combined with the visual modeling process and the proposed latency prediction model, SpeedDETR exceeds current DETR-based methods by 1.5%–9.2% AP with $1.09 \times 3.6 \times$ speedup on high-end GPU. Compared to other approaches, SpeedDETR has more potential for practical applications due to its scalability on resource-limited devices. How to improve the precision of transformer-based detectors on edge will be our next effort.

Acknowledgements

This work was supported by Futurewei Technologies, Inc. in a research internship.
References


speedDETR: Speed-aware Transformers for End-to-end Object Detection


A. Appendix

A.1. Ablation

**Replacement of RepCNN in the HOB backbone.** To analyze the trade-off between the detection precision and the efficiency of the RepCNN utilization, we replace the WMSA\textsubscript{1}\textsubscript{u}/SWMSA\textsubscript{b2} with the RepCNN in the 1\textsuperscript{st} and 2\textsuperscript{nd} stage. We experimentally find that detection performance is improved by 0.3%~0.5% AP after replacing WMSA with RepCNN in S\textsubscript{1} of our backbone. The precision is only improved by 0.1% AP after replacing with RepCNN layers in the whole S\textsubscript{1}, S\textsubscript{2}. So a dedicated design is required here to extract the texture-level information effectively. The detailed structure of RepCNN is illustrated in Figure 9.

![RepCNN structure](image)

Figure 9: **RepCNN structure.** We also show the training status and the inference status of this structure, respectively.

**Semantic-augmented module (SAM).** Similar to FPN (Lin et al., 2017a), SAM enhances the semantic information from high-level characteristics to low-level ones to produce richer low-level semantic features for object detection tasks. For a fair comparison, we disable the two encoders and directly feed features from the backbone to RetinaNet’s head, a multi-level feature head that accepts four-scale features. The results are shown in Table 6. While both SAM and FPN improve the precision, SAM obtains 0.6% higher AP with 9GFLOPs less than FPN. Therefore, the global convolutional modulation suits the transformer better than FPN. Including SAM within the forward pass can obtain an even stronger model.

**HOD stage breakdown.** We study how the global convolutional modulation (GCM) and the semantic-augmented module (SAM) contribute to HOD’s performance. We only modify the backbone network without the SCM and TCM modules. Table 5 shows that switching from SW-MSA to our global convolutional modulation can improve 1.1% precision (39.9% vs. 38.8%) without significantly impacting GFLOPs (44 vs. 45). Adding the SAM module further increases the precision from 39.9% to 41.2%. These two observations suggest that SAM can enhance performance, and attention is not the primary cause.

**Scale-combined module (SCM).** SCM aggregates multi-scale features into one feature map to reduce the computational costs of the inference stage. We compare SCM with a similar design in YOLOF (Chen et al., 2021), which exploits a dilated encoder to convert features from multiple scales. Table 7 shows that SCM improves 1.6% AP from the dilated encoder of YOLOF.

**Task-couple module (TCM).** Benefiting from the global convolutional modulation’s capability of modeling semantic relations, TCM handles task conflicts in a coupled head and generates task-aligned predictions in a single pass. As shown in the first row of Figure 11, after replacing TCM with YOLOF’s head in the baseline model, the best anchors for classification (red) and localization (orange) are distant. This is because YOLOF uses a task-unaligned decoupled head that leads to inconsistent predictions of classification and localization. Comparatively, our TCM provides aligned predictions with high classification and IOU scores.
SpeedDETR: Speed-aware Transformers for End-to-end Object Detection

Image 10: Visualization of the feature map obtained by each HOD stage.

Figure 11: Object detection comparison.

Table 5: Hardware-oriented Detector (HOD) breakdown.

<table>
<thead>
<tr>
<th>GCM</th>
<th>SAM</th>
<th>AP (%)</th>
<th>GFLOPs</th>
</tr>
</thead>
<tbody>
<tr>
<td>✓</td>
<td>-</td>
<td>38.8</td>
<td>44</td>
</tr>
<tr>
<td>✓</td>
<td>✓</td>
<td>41.2</td>
<td>67</td>
</tr>
</tbody>
</table>

Table 6: Semantic-augmented module (SAM) breakdown.

<table>
<thead>
<tr>
<th>SAA</th>
<th>FPN</th>
<th>AP (%)</th>
<th>GFLOPs</th>
</tr>
</thead>
<tbody>
<tr>
<td>✓</td>
<td>-</td>
<td>38.4</td>
<td>336</td>
</tr>
<tr>
<td>✓</td>
<td>✓</td>
<td>37.8</td>
<td>345</td>
</tr>
</tbody>
</table>

Table 7: Scale-combined module (SCM) breakdown.

<table>
<thead>
<tr>
<th>Method</th>
<th>AP (%)</th>
<th>GFLOPs</th>
</tr>
</thead>
<tbody>
<tr>
<td>YOLOF</td>
<td>39.6</td>
<td>62</td>
</tr>
<tr>
<td>SpeedDETR</td>
<td>41.2</td>
<td>67</td>
</tr>
</tbody>
</table>

Figure 12: WMSA\textsubscript{bn}/SWMSA\textsubscript{bn} structure. 13%~21% speedup can be achieved with <0.3 accuracy degradation on ImageNet-1K.

A.2. BN-based Swin-Transformer

We modify the basic structure of Swin-Transformer, WMSA/SWMAS, into WMSA\textsubscript{bn}/SWMSA\textsubscript{bn} as shown in Figure 12. Compared to the original design with LN-Normal, a 13%~21% speedup is harvested with negligible accuracy degradation (<0.3%) on small models. In this paper, we use WMSA\textsubscript{bn}/SWMSA\textsubscript{bn} as our design candidates.

A.3. Convolutional modulation

Following (Hou et al., 2022), we replace the self-attention inside the transformer layer with a convolutional modulation layer. As shown in Figure 6(b), we modulate the value V with convolutional features. Let $X \in \mathbb{R}^{H \times W \times C}$ be input tokens, and we use depthwise convolution with kernel size $k \times k$ and the Hadamard product to calculate the output:

$$\begin{align*}
f^* &= W_{linear} \cdot (W_{bn} \cdot f + b_{bn}) + b_{linear} \\
W &= W_{linear} \cdot W_{bn} \\
b &= W_{linear} \cdot b_{bn} + b_{linear}
\end{align*}$$
\[ Z = A \odot V, \]
\[ A = DConv_{k \times k}(W_1 X), \]
\[ V = W_2 X, \]

where \( \odot \) is the Hadamard product, \( W_1 \) and \( W_2 \) are the weight matrices of two linear layers, and \( DConv_{k \times k} \) denotes the depthwise convolution. The linear layers can be used to achieve the information interaction between channels. The weighted sum of all the pixels in the square area is the output for each spatial location. Our methods use convolution instead of self-attention to create associations, which are more memory-efficient (linear memory complexity), especially when processing high-resolution images. Due to the modulation operation, our method differs from traditional residual blocks and can adapt to the input content.

A.4. Speed-aware model slimming strategy

We have introduced our training pipeline based on the search algorithm in this work (Li et al., 2022b). We have changed the search space, the method to generate the runtime latency adapted to our task and application scenarios, and the evolution step. Please refer to (Li et al., 2022b) for more training details.

We provide the details of the proposed fast speed-aware model slimming strategy in Algorithm 1. The proposed speed-aware model slimming strategy is speed-oriented for the target device, which does not need retraining for each sub-network. The importance score for each device-design choice is estimated based on the trainable architecture parameter \( r \), which can be obtained by Gumble Softmax.

**Algorithm 1** Speed-aware Model Slimming.

**Given:** Latency prediction model \( E \); Target latency (FPS) \( T \);

Two-phase design space \( DP = \{ \text{RepCNN}, \text{WMSA}_{bn}, \text{SWMSA}_{bn} \} \text{dim}=16 \times, \{ \text{WMSA}_{bn}, \text{SWMSA}_{bn} \} \text{dim}=16 \times \);

**Requirement:** Final latency budget: \( \sum l \approx T \)

**Super-net Pretraining:**

\[ \text{foreach} \ \text{epoch} \ \text{do} \]
\[ \text{foreach} \ \text{iteration} \ \text{do} \]
\[ \text{foreach} \ \text{DP}_{i,j} \ \text{do} \]
\[ \kappa_{i+1} = \sum_n \frac{\kappa_i^{(r^n + s^n)} / r}{\sum_n s^n / r} \cdot \text{DP}_{i,j}(\kappa_i) \]
\[ \text{end} \]
\[ \mathcal{L} = \text{criterion loss function}(\text{output}, \text{label}); \]
\[ \text{Backpropagate} (\mathcal{L}); \]
\[ \text{Update parameters}; \]
\[ \text{end} \]
\[ \text{end} \]
\[ \text{Obtain the Supernet.} \]

**Speed-Driven Model Slimming:**

\( E \in \{ \text{Layer Reduction (LR)}, \text{Width Reduction (WR)}, \text{WMSA Reduction (WMR)}, \text{SWMSA Reduction (SR)} \}; \)

Calculate the importance of \( \text{DP}_{i,j} \) through \( M_{i,j} = r_{\text{RepCNN}}^{(r^n + s^n)} / r^n \cdot r_{\text{WMSA}}^{(r^n + s^n)} / r^n \cdot r_{\text{SWMSA}}^{(r^n + s^n)} / r^n \);

\[ \text{while} \ \sum L > T \ \text{do} \]
\[ \text{LR} \leftarrow \text{argmin}_{M_{i,j}}(\text{DP}_{i,j}), \]
\[ \text{SR} \leftarrow \text{argmin}_{M_{i,j}}(\text{DP}_{i,j}), \]
\[ \text{WMR} \leftarrow \text{argmin}_{M_{i,j}}(\text{DP}_{i,j}), \]
\[ \text{WR} \leftarrow \text{argmin}_{M_{i,j}}(\text{DP}_{i,j}), \]
\[ \text{Adjust the channel dimension} \ C \text{ in argmin}_{M_{i,j}}(\text{DP}_{i,j}); \]
\[ \text{Conduct Evolution} = \text{argmin}_{\text{AP}} \text{drop}^{(r^n + s^n)}(E) \]
\[ \text{end} \]
\[ \text{Obtain the Subnet with the target Latency/FPS.} \]

**Train the searched architecture from scratch:**

SDG-Training method;

\[ \text{Obtain the final model.} \]
Table 8: Comparison of SpeedDETR and basic YOLO version on MS COCO dataset. FPS is measured on a single Tesla V100 GPU.

<table>
<thead>
<tr>
<th>Method</th>
<th>AP (%)</th>
<th>FPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>YOLOv3 + Darknet-53 (Redmon &amp; Farhadi, 2018)</td>
<td>43.9</td>
<td>29.4</td>
</tr>
<tr>
<td>YOLACT-700+R-101 (Bolya et al., 2019)</td>
<td>39.6</td>
<td>23.4</td>
</tr>
<tr>
<td>SpeedDETR_{nano}</td>
<td>43.9</td>
<td>29.5</td>
</tr>
</tbody>
</table>

A.5. Comparison with YOLO series

We also compare SpeedDETR with the basic version of the YOLO series as Table 8, YOLOv3, and YOLACT-700, and validate the exceptional trade-off between the precision and speed. Note that SpeedDETR is freely ported to multimodal domains, e.g., autonomous driving, which is demanding with the YOLO series.

A.6. Latency prediction model

The inputs of the latency prediction model include: 1) the structure configuration of a candidate block, 2) the spatial granularity $G$, 3) the channel dimension $C$, and 4) the hardware properties are shown in Table 1. The latency of a candidate block is predicted according to the following three steps.

Input/output shape definition. Calculating the input and output shapes is the first step in determining an operation’s latency. Taking the MSA operation as an example, the input of this operation is the activation with the shape of $C_{in} \times H \times W$, where $C_{in}$ is the number of input channels, and $H$ and $W$ are the resolutions of the feature map. The shape of the output tensor is $H_{G} \times W_{G} \times C_{out}$, where $H_{G} \times W_{G}$ is the number of output patches, $C_{out}$ is the number of output channels and $G$ is the spatial granularity.

Operation-to-hardware mapping. We map the operations to hardware. We have modeled a hardware device as multiple processing engines (PEs). We first consecutively split the output feature map into multiple tiles. Specifically, the shape of each tile is $T_{P} \times T_{C} \times T_{S1} \times T_{S2} \times T_{C} \times T_{G} \times T_{G}$. These split tiles are assigned to multiple PEs. The computation of each tile is executed in a PE.

Latency estimation. We evaluate each tile’s latency, including the data movement latency and the computation latency: $l = l_{data} + l_{compute}$.

1) Data movement latency $l_{data}$. We model the memory system of hardware as a three-level architecture (Hennessy & Patterson, 2011): off-chip memory, on-chip global memory, and local memory in PE. The input data and weight data first move from the off-chip memory to the on-chip global memory. To simplify the latency prediction model, we assume that the hardware can fully utilize the off-chip memory bandwidth. The data used to calculate the output tiles is moved from the on-chip global memory to each PE’s local memory. The latency of data movement to local memory is estimated by its bandwidth and efficiency. To make the prediction model simpler, we assume that each PE only moves the appropriate input feature maps and weights once to compute an output tile. The time from off-chip memory to on-chip global memory and the time from on-chip global memory to local memory are added together to compute the input data movement latency $l_{in}$: $l_{in} = l_{off} + l_{global2local}$. The output data are transferred from local memory to on-chip global memory and subsequently to off-chip memory, in contrast to the input data: $l_{out} = l_{local2global} + l_{on2off}$. By combining the input and output data movement latency, we can determine the overall data movement latency: $l_{data} = l_{in} + l_{out}$.

The granularity $G$ impacts the latency of data movement because when it is small, more input data will be transferred to numerous PEs to compute various output patches, dramatically increasing the number of on-chip memory movements. This explains why a larger $G$ will significantly increase the practical efficiency, according to the experiment results in the paper.

2) Computation latency $l_{compute}$. The maximal FP32 computation throughput of the PE and the FLOPs required to compute an output tile are used to estimate the computation latency of each tile. The number of tiles and PEs can be used to determine the overall computation latency.
The detailed network architectures for the backbone of SpeedDETR-nano, SpeedDETR-tiny, and SpeedDETR-base are provided in Table 9. We report the resolution and number of blocks for each stage. In addition, the width of SpeedDETR is specified as the embedding dimension (Embed., Dim.). As for the MHSA block, the dimension of Query and Key is provided.

### Table 9: Detailed architectures of the HOD backbone of SpeedDETR

<table>
<thead>
<tr>
<th>Stage</th>
<th>Resolution</th>
<th>Type</th>
<th>Config</th>
<th>SpeedDETR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Image Embedded</td>
<td>H x W</td>
<td>Patch Size</td>
<td>Embed. Dim.</td>
<td>(DQK) = (128)</td>
</tr>
<tr>
<td>Image Embedded</td>
<td>H x W</td>
<td>Patch Size</td>
<td>Embed. Dim.</td>
<td>(DQK) = (128)</td>
</tr>
<tr>
<td>Image Embedded</td>
<td>H x W</td>
<td>Patch Size</td>
<td>Embed. Dim.</td>
<td>(DQK) = (128)</td>
</tr>
<tr>
<td>Local Attention</td>
<td>H x W</td>
<td>RepCNN</td>
<td>Embed., Dim.</td>
<td>Embed., Dim.</td>
</tr>
<tr>
<td>Global Attention</td>
<td>H x W</td>
<td>Convolutional Modulation</td>
<td>Embed., Dim.</td>
<td>Embed., Dim.</td>
</tr>
</tbody>
</table>

**A.7. Model configuration of SpeedDETR**

The detailed network architectures for the backbone of SpeedDETR-nano, SpeedDETR-tiny, and SpeedDETR-base are provided in Table 9. We report the resolution and number of blocks for each stage. In addition, the width of SpeedDETR is specified as the embedding dimension (Embed., Dim.). As for the MHSA block, the dimension of Query and Key is provided.